


Chip Building Practicum


Ned Brush

3/21/06




My Background

- Compaq Alpha
 - EV79
- Sonic Window
 - Mixed-signal
 - Fully custom




Application Specific Nature

- Designing CPU's
 - Large undertaking
- Designing chips in academia
 - Tighter deadlines
 - Test chips
 - Less constrained by area and routing
 - Full custom or standard cell



Multi-developer environment

- File naming
 - Leads to many headaches
- Versioning
 - TDM



Specifications

- First big step in procedure
- Formal specifications less feasible in academia (or R&D)
 - Functionality
 - Interface
 - Testability



External Interface

- Packaging
 - I/O limited
 - Area limited
- PCB considerations
 - Test PCB
 - Sonic Window PCB







Figure reference: The Sonic Window: Second Generation Prototype of Low-Cost, Fully-Integrated, Pocket-Sized Medical Ultrasound Device; Michael Fuller




Off-chip concerns

- Components
 - Biasing
 - Digital Controls
 - Pattern Generator
 - FPGA
 - Test points
 - Regulators
- Sonic Window Peripherals




Testability

- Ability to fully characterize chip
- I/O buffers to access internal nodes
- Measurability
 - Equipment
 - External Interface
- BIST
 - Less feasible in academia



Testability cont'd

- Sonic Window example
 - Test chip
 - Wasn't feasible to test full array
 - Taped out full array before test chip came back
 - Test signals



500 MSa/s 1.00 Mpts

1 On


2 On

3 On

4 On

200 mV/

On




10.0 μ s/ 1.0680570000 ms 1.168 V

Markers Logic Scales

A \rightarrow (f2) = 1.10660265 ms -44.6 mV
B \rightarrow (4) = 1.03442455 ms 1.385 V
 Δ = -72.17810 μ s 1.4294 V
 $1/\Delta X$ = -13.854619141 kHz

Tool Specific

- Learning Cadence
 - Many tricks not found in many tutorials (i.e. F3 and mouse trails)
- DRC
- LVS
 - Hard-to-find errors (i.e. signals merged)
- SKILL
- OrCAD




Floorplanning

- Necessary if area is a concern
- Crosstalk concerns for mixed signal
- Matching analog transistors
- Sonic Window example
 - Analog priority




Technical

- Pad frame & ESD
- Power delivery
- Antenna Rules
- Metal Fill requirements
- Current Mirrors



Verification

- Mostly simulation based
 - Transient and AC
 - Corners
 - Parametrics
 - Extracted
 - Parasitics from pad and wire bonds
- Sonic Window example
 - AHDL







Figure reference: The Sonic Window: Second Generation Prototype of Low-Cost, Fully-Integrated, Pocket-Sized Medical Ultrasound Device; Michael Fuller


Design Reviews

- Schematic Freezing??
- Advisor and research group
- When to have them




PCB Design


- OrCAD & Eagle





PCB Schematic



PCB Part




PCB Pre-routing



Common Mistakes

- High parasitics
 - Bad models
 - Limited frequency
- Crosstalk
- Mismatch
- Latch-up
 - Not enough well contacts (usually a DRC check)
- No ESD or backward ESD



Previous mistakes

- Forgot to hook up power/gnd
- Forgot to rename cell in hierarchy
- Current Mirror in Comparator
- Miscommunications & lack of formal specification
- Lack of good understanding of packaging technologies

